A high manufacturing readiness level silicon carbide (SiC) CMOS technology is presented. The unique process flow enables the monolithic integration of pMOS and nMOS transistors with passive circuit elements capable of operation at temperatures of 300°C and beyond. Critical to this functionality is the behaviour of the gate dielectric and data for high temperature capacitance-voltage measurements are reported for SiO 2 /4H-SiC (n and p type) MOS structures. In addition, a summary of the long term reliability for a range of structures including contact chains to both n-type and p-type SiC, as well as simple logic circuits is presented, showing function after 2,000 hours at 300°C. Circuit data is also presented for the performance of digital logic devices, a 4 to 1 analogue multiplexer and a configurable timer operating over a wide temperature range. A high temperature micro-oven system has been utilised to enable the high temperature testing and stressing of units assembled in ceramic dual in line packages, including a high temperature small form-factor SiC based bridge leg power module prototype, operated for over 1,000 hours at 300°C. The data presented show that SiC CMOS is a key enabling technology in high temperature integrated circuit design. In particular it provides the ability to realize sensor interface circuits capable of operating above 300°C, accommodate shifts in key parameters enabling deployment in applications including automotive, aerospace and deep well drilling.
Introduction
Emerging technologies in wide band-gap silicon carbide (SiC) positions it as a leading candidate for the manufacture of integrated circuits (ICs) operating at temperatures beyond 450°C [1] . The development of SiC based power switches [2] and rectifying devices [3] are enabling technologies for the realisation of power systems [4] capable of operation at temperatures beyond those possible with conventional silicon based devices. Silicon on Insulator SOI-based integrated circuits are in general limited to operation at temperatures below 200°C [5] . The high temperature operation of SiC in both power systems and integrated circuits enables potential advantages realised through system level efficiencies. However, the maximum operating temperature achieved by these SiC based components depends on the selected transistor technology, as well as the interconnect metallisation and device packaging [6] . In order to exploit the potential of high temperature power electronic systems realised through the use of SiC components, a supporting integrated circuit technology, which can be located in close proximity to the local heat sources, is required to provide sensing control and gate drive functions.
Reports in the literature of BJT circuits operating up to 500°C have shown promising differential amplifier characteristics [7, 8] . Other high temperature power SiC MOSFET evaluation at up to 200°C has also been realised by University of Tennessee [9] . An innovative high temperature 3D half-bridge by ABB [10] and data from both characterisation and simulation work using gate drivers have been reported on a hotplate up to 300°C by Ohio State University [11] . Nevertheless, recent advances in high temperature SiC integrated circuits are still based on nMOS technology [11] . CMOS based circuits incorporating both nMOS and pMOS have demonstrated package devices operating at temperatures in excess of 300°C [12, 13] and more recently 540°C [13] using the HiTSiC ® CMOS.
The most significant advantage of CMOS is the ability to provide circuit designers with a more comprehensive option to implement control and drive functions. In conventional power electronic applications, silicon based high temperature electronics have been limited to ratings set within the boundaries based on the material properties and the dissipation from the heatsink of the package. SiC offers superlative material properties, which enable the resulting circuits to operate in extreme environments, resulting in a capability to integrate both digital logic and analogue sensing functions close to the heat generating power switches.
A manufacturing process using 4H-SiC has been realised, which is capable of enabling the integration of mixed signal circuit elements to form integrated circuits. The components used in the design of the transistors are optimised for the resulting circuit to operate on a single supply of 15V. The CMOS process results in highly integrated p-channel and n-channel MOS transistors along with high temperature passive components. The CMOS integrated circuit process utilises a poly-silicon gate process, combined with a single layer refractory metal interconnect, enhanced with gold enforcement layers on the bond pad sites. Functional circuits have been demonstrated at a range of temperatures up to 400°C. Whilst nMOS based SiC IC technologies have been demonstrated previously, they rely on the use of passive pull-up loads. The lack of active pull up elements in a logic circuit significantly reduces the switching speed of the elements that form the basis of the logic functions. The use of a passive load topology also increases the power consumption of the circuit significantly. Through the use of a full CMOS topology, the current and speed performance of logic circuits can be improved [14] .
CMOS process overview
The High Temperature Silicon Carbide CMOS (HiTSiC ® ) manufacturing process results in the formation of monolithically integrated CMOS circuits within a thin epitaxial layer on a 100 mm, Si face, 4° off axis 4H-SiC substrate [15] . The transistors are manufactured in spatially localized, lightly doped implanted wells formed in the epilayer, with further heavily doped n+ and p+ implants to produce the source and drain regions. The doping profiles, dielectrics and deposited films are designed to allow operation on a single 15V supply at temperatures from room temperature to beyond 300°C.
The threshold voltage of both the nMOS and pMOS devices are controlled through the use of threshold adjust implants in the channel region. All implants are annealed simultaneously using a carbon cap process to protect the surface of the SiC [16] , prior to field oxide and gate dielectric growth.
The gate conductor is fabricated from a deposited polysilicon layer, with a subsequent layer used to produce a customizable resistor layer and/or the second plate of an integrated capacitor. The interconnect metallisation is a refractory metal with the bond pads constructed with suitable barrier layers allowing a gold layer to passivate the surface. Figure 1 shows a schematic cross section of the structures used in the HiTSiC ® process.
Passive circuit elements
At high temperatures, the leakage current of the transistor junctions and capacitors can compromise the performance of the logic elements used in the circuits. The formation of a monolithically integrated capacitor can be achieved by using the polysilicon gate material and a second layer of polysilicon deposited over a thin dielectric layer, resulting in a capacitance density of approximately 0.7fF/µm 2 . The variation in the capacitance density of this integrated capacitor structure with temperature is shown by the data in Fig. 2 . As can be seen from the data, a linear increase in the capacitance density with increasing temperature is evident, however, the change between room temperature and 400°C is less than 2%, reducing the demands on the circuit design. The DC leakage current as a function of voltage for a capacitor at elevated temperatures is shown in Fig. 3 . The data
show that for an operating voltage of 15V, negligible leakage currents occur, even at 400°C. This indicates that this integrated capacitor structure is suitable for the implementation of switched capacitor circuit architectures within an IC, which typically require capacitances of a few pF. However, these architectures require the charge stored on the capacitor to be maintained over a refresh cycle of a few tens of microseconds, which places significant constraints on the DC leakage currents that can be tolerated. In addition, breakdown voltages significantly in excess of 40V are achieved in these capacitors, confirming their suitability for operation in circuits with a supply voltage of 15V.
Resistance results
The data in Table 1 were extracted from the sheet resistance of the n+ source / drain and p+ source / drain regions using four terminal Van Der Pauw test structures. As expected, the resistance of the ntype regions increases with temperature, reflecting the decrease in bulk mobility due to increased phonon scattering, whilst the more resistive p-type resistance falls rapidly, indicating higher acceptor ionization as the temperature increases [17, 18] . Table 1 . Sheet resistance of implanted regions as a function of temperature.
The room temperature contact resistance data shown in Figs 4 & 5, was extracted from contact viachain to N+ and P+ source/drain structures and has been measured after 7,500 hours of a on-going reliabilty test at a soak temperature of 300°C. The voltage across the contact chains is monitored and the contact chain resistance determined. The data shows evidence of noise originating in the measurement system, however the data clearly shows that there is no catastrophic failure of any contact in any chain and that the variation in contact resistance is less than 5% after more than 7,500 hours at 300°C.
High temperature CMOS capacitor characteristics
Both lateral n-type and p-type MOS devices were fabricated in a short loop CMOS process which using epitaxial layers doped with nitrogen for n channel ( indicates the charge density in the gate oxide for the pMOS device is greater than that in the nMOS structure and can be described using the effective charge density (N EFF ) [20] .
High temperature CMOS transistor characteristics
The characteristics of the transistors have been measured at temperatures between 23°C and 400°C.
Typical characteristics for an nMOS device with gate width of 20µm and gate length of 2µm are
shown by the data in Figs. 7 and 8. The data in Fig. 8 show that the drain current increases with temperature with the gate voltage held at 15V with respect to the source. This increase in the drain current (I D ) is consistent with the reduction in transistor threshold voltage that can be observed from the data in Fig. 7 and this results in an increase in the gate overdrive for a given gate -source bias.
The increase in gate overdrive arising from the reduction in threshold voltage is more pronounced in the pMOS data shown in Figs. 9 and 10.
Logic circuits
Packaged devices have been aged for extended time periods under functional bias, as shown by the illustration in Fig. 11 . This high temperature "micro-oven" system [15] has been designed and built to enable testing and stressing of units assembled in these package types, which are capable of greater than 300°C operation. At pre-determined time intervals, the devices are removed from the thermal chamber and characterized at room temperature. The 20 QUAD input NAND gates were tested at 300°C for a total soak times of 2,900 hours in the above described micro-oven. All 20 devices remained functional after this period with key parameters including the propagation delays and output sink current capabilities showing only minor variation as summarised by the data in Table 2 . However there is a visible degradation of output source current. This degradation is related to the effect of carrier trapping on the threshold voltage of the pMOS transistors, which is significantly larger than the V T shift for the nMOS devices. This results in a reduction in the gate overdrive voltage for the pMOS devices in the circuit and therefore the drain current reduces. The increase in propagation delay through the NAND gate circuit is also dominated by the observed reduction in the drain current characteristic of the pMOS transistors where the reduced drive leads to an increase in rise time and hence has the effect of increasing propagation delay. The characteristics of the nMOS transistors are significantly less affected and so the output sink currents of the NAND gate are only marginally reduced. The above observations show evidence of the well-known SiC MOS transistor V T instability, due to near interface trapping [21, 22, 23] . Table 2 . NAND gate parametric shifts after 2,900 hours at 300°C of an average of 5 devices Detailed work has started to identify the longer term reliability of the transistors and resulting circuits.
Five NAND logic gates were first measured to screen functionality at room temperature. The propagation delay is expected to increase at 300°C during the initial soak test and this can be observed in the data shown in Fig. 12 . The key parameters extracted from the data are summarised in Table 3 .
The NAND gate functions are implemented with buffer circuits on the inputs and outputs. These buffers employ inversion stages involving both pull-up and pull-down transistors. Monitoring the propagation time of the NAND function enables the extraction of the key performance metrics for the transistors, including threshold voltages and on-state resistances and the effect of any changes during
operation. The data presented shows a stable ageing process throughout the 2,500 hours as they are held at 300 o C.
NAND gate Propagation delay output high to low (ns)
Temp (˚C) tested at: RT 300 300 300 300 300 300 Table 3 . NAND gate propagation delay in 2,500 hours.
Analogue Integrated circuits
A monolithically integrated, all silicon carbide 555 timer, as shown as a schematic diagram in Fig 13, has been fabricated. The data in Fig 14 show the variation of the output frequency, for a timer configured to oscillate at 1.8Hz to drive a multiplexer circuit, with the supply voltage for a packaged timer operating at room temperature. The data show that for a supply voltage greater than a minimum threshold (7V), the variation in frequency is below 0.2Hz (9% of the initial value) for the remainder of the supply voltage range investigated. The monotonic decrease in frequency arises from the increased power losses in the pMOS devices as the drain-source bias increases. The variation in oscillation frequency for the timer operating with a 15V supply as a function of temperature is shown by the data in Fig. 15 . Here the data show that the variation is below 1% for the entire temperature range investigated, indicating that this circuit design is suitable for use in applications across a wide temperature range.
The mixed signal CMOS manufacturing process is optimised to enable fully functional circuits on a single 15V supply [24] . 
Hybrid Power Module
Packaged in a 32pin hermetically sealed ceramic package, the prototype small form-factor bridge leg power module shown schematically in Fig. 23 , consists of two commercially available 1200V SiC Junction Transistors (GeneSiC GA10JT12-CAL) and the CMOS based control circuit. Each power transistor is connected to a driver IC manufactured using the HiTSiC ® CMOS process. Commercially sourced high temperature passive devices are also mounted within the hybrid package as shown in Fig. 24.
The prototype module has currently amassed in excess of 1,000 hours of stable operation at 300°C.
These tests, performed at low voltage/current demonstrates the stability over temperature, shows turn on and turn off times of 20ns at room temperature, rising to 40ns at 300°C. This increased switching time for the power devices is linked to the deep level acceptors in the base region of the device [25, 26, 27] . The data in figure 25 show the evolution of the rise and fall times of the hybrid module as a function of hold time at 300°C. After the initial increase, the variation in the rise time of the module is below 25% after 1,000 hours, whilst the fall time increases by 50%. Further investigation as to the origin of this asymmetry in the characteristics is ongoing, although initial indications suggest that the decrease in switching frequency is linked to the degradation of the contact metallisation within the power transistor [28] .
Conclusions
We report the potential of a silicon carbide based CMOS technology for the realisation of high performance circuits designed for operation between 23°C and 400°C. Based on the HiTSiC ® process, Multiplexer demonstrator inputs and outputs at room temperature.
Figure 22
Multiplexer demonstrator inputs and outputs at 300°C. Rise and fall times of the hybrid module during switching transients
